


[Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more ▾](#)
[Scholar Preferences](#) | [Sign in](#)


OS switch shared context

Search

Advanced Scholar Search

[Scholar](#) [Articles and patents](#)

- 2003 include citations

[Create email alert](#)

Results 1 - 20 of about 15,900. (0.45 sec)

Virtual memory in contemporary microprocessors

B. Jacob - [Hewlett, IEEE, 1985](#) - [scholar.google.com](#)

... Therefore, required cache or TLB flushing occurs very infrequently, assuming **shared** memory is implemented ... sharing is not desired, the BAT register contents need to be flushed on a **context switch** ... the table is not guaranteed to hold all active mappings, the **OS** must manage ...

[Create by: 20](#) - [Related articles](#) - [All 2 versions](#)
[\[PDF\]](#) from [researchgate.net](#)[\[PDF\]](#) from [www.uninorte.pt](#)

[PDF] Aspects of the InfiniBand™ Architecture

G. Peters - [Archives, 2001](#) - [gec.ohmnet.de](#)

... assigns LIDs, determines MTUs, loads switching routes • Provides path information ... to **shared** devices • Shared devices have known special semantics: Inter-OS locking, etc. Page 18. 18 ... own: - **OS** of A writes on 1A, 2A, 1B, 2B - **OS** of B writes on 1A, 2A, 1B, 2B • Chaos. ...

[Create by: 20](#) - [Revised edition](#) - [All 10 versions](#)

Central shared queue based time multiplexed packet switch with deadlock avoidance

PH Hochschild - [US Patent 5,546,393](#), 1996 - [Google Patents](#)

... Russell W. Blum, Attorney, Agent, or Firm; Flynn, Gourley, James E. Murray [57] ABSTRACT A packet switch [25], comprising ... Noncritical chunks are stored within a plurality of shared slots in the central queue ... 31 locs² = 931 locs², if 1 loc 0 0 0 E + CO 05 i-^A CO 0 ...

[Create by: 13](#) - [Related articles](#) - [All 2 versions](#)
[\[PDF\]](#) from [www.uninorte.pt](#)

Processor architecture with independent OS resources

BK Pechoux - [US Patent 6,066,920](#), 1998 - [Google Patents](#)

... Since many of the operations that were triggered by the **OS context switch** are no longer necessary, user process consistency is significantly improved ... In addition, other processing units, such as floating point unit 42 and graphics unit 44 with a **shared** register file 46 are shown. ...

[Create by: 20](#) - [Related articles](#) - [All 2 versions](#)
[\[PDF\]](#) from [psi.sj.edu](#)

Measuring OS support for real-time CORBA ORBs

DL Lewellen, S Flores-Gallen, CG Gao - [Object-Oriented Real...](#), 1999 - [ieeexplore.ieee.org](#)

... POSIX. It is de-signed to work on unprocessors and **shared** memory symmetric multiprocessors [24] ... overhead. Results of **OS context switch** overhead metrics: Table 1 shows the **context switch** times measured on each of the plat-forms. ...

[Create by: 18](#) - [Related articles](#) - [All 15 versions](#)

Middleware: a model for distributed system services

PA Bernstein - [Communications of the ACM, 1996](#) - [porta.acm.org](#)

... For example, a **message switch**, which translates messages between different formats, is considered middleware if it makes it ... Now they are usually bundled with the **OS**. ... it adds value by specializing the user interface, simplifying the API by maintaining **shared context**, or adding ...

[Create by: 17](#) - [Related articles](#) - [All 5 versions](#)
[\[PDF\]](#) from [psi.sj.edu](#)

System for explicitly referencing a register for its current content when performing processor context switch

RW McMillan, L. McCullough - [US Patent 6,156,156](#), 2001 - [Google Patents](#)

... In a modern operating system (**OS**), there are well-defined tasks that must be accomplished ... is especially important in high volume transaction environments where it is necessary to **switch** back and ... The cache memory system 34 is **shared** among the processors 92 on the CPU ...

[Create by: 14](#) - [Related articles](#) - [All 2 versions](#)
[\[PDF\]](#) from [psi.sj.edu](#)

MINT: a front end for efficient simulation of shared-memory multiprocessors

JE Venkatrao - [Modeling, Analysis, and Simulation](#), 1994 - [ieeexplore.ieee.org](#)

... Unlike the cases of a **switch** statement, functions can be separately compiled ... "**Shared** refs" is the number of references to **shared** memory ... as integer matrix multiply with high instruction-to-memory-reference ratios -can be simulated faster than programs with **locos** since there ...

[Create by: 373](#) - [Related articles](#) - [All 13 versions](#)

Design and performance of Multinif switch: A multistage ATM switch architecture with partially shared buffers

HS Kim - [IEEE/ACM Transactions on Networking \(TON\)](#), 1994 - [porta.acm.org](#)

... Wang and Tobagi [19] apply this "divide and conquer" architecture in the **context** of ATM switching for the design of an output queuing **switch** ... In this paper, we present a compromise solution to both dedicated and **shared** queuing **switch** architectures. ...

[Create by: 30](#) - [Related articles](#) - [All 8 versions](#)
[\[PDF\]](#) from [psi.sj.edu](#)

CpG oligodeoxynucleotides act as adjuvants that switch on T helper 1 (Th1) immunity

RS Cao, GS Tsagris, AM Frey - [The Journal of Immunology](#), 1994 - [jimmun.org](#)

... These sequences **shared** a CpG motif, containing a central unmethylated CpG dinucleotide presented flanked by 5' ... Thus, the addition of CpG ODN induced a **switch** from a Th2-dominated response to a ... be due in part to the presence of TG dimers in a **context** that provides ...

[Create by: 74](#) - [Related articles](#) - [All 9 versions](#)
[\[HTML\]](#) from [cancerres.aacr.org](#)

[PDF] Evaluation of rapid context switching on a CSCR device

DI Lin, K. P. Ahnget, J. H. Park - [Proceedings of the](#), 2002 - [Citeseer](#)

... During **ing** **context switch**, the CSCL value is stored in public register if it is to be **shared**, else kept in a ... This layer is based on specific features of the FPGA configura-tion as well as the low level

[\[PDF\]](#) from [psi.sj.edu](#)

API features implemented in the basic Operating System (OS) running on the ...
[Create alert](#) · [Related searches](#) · [View full text](#) · [All 2 versions](#)

Implementing priority inheritance semaphore on uCOS real-time kernel

JH Lee... - 2005 - [Google Patents](#)
 ... If the task has blocked or finished before its quantum has elapsed, the **context switch** is done. ...
 In case of the uCOS kernel, priority inversion is reduced by priority protection protocol. ... First, it requires static analysis of the system to find the priority ceiling of each **shared** resource. ...
[Create alert](#) · [Related searches](#) · [All 2 versions](#)

Central shared queue based fine multiplexed packet switch with deadlock avoidance

PK Hwang... - US Patent 5,655,589, 1998 - [Google Patents](#)
 ... Specifically, each packet **switch** (25a) contains input port circuits (310) and output port circuits (380) inter-connected ... a message portion ("chunk") destined for only that output port with the remaining slots being **shared** for all ... 0= OS nj* o ! fe 1 3f Cx C z* = c => LLJ , L_ on: SL ...
[Create alert](#) · [Related searches](#) · [All 2 versions](#)

Method to suspend-and-resume across various operational environment contexts

VJ Zimmer... MA Routhier... NS Doran... - US Patent App. 101... - 2003 - [Google Patents](#)
 ... prior to being awakened (block 123), e.g. sleep mode is used as a method to **switch** OSs, not ... skilled in the art that there could be a X86 Slient partition, or any other OS partition, in ... also be an EFI system partition; in one embodiment, this may be the only **shared** resource partition ...
[Create alert](#) · [Related searches](#) · [All 2 versions](#)

[CITATION] MU C105: the real-time kernel

JJ Labozet... - 1992 - [RAO Patents](#)
[Create alert](#) · [Related searches](#) · [All 2 versions](#)

OPTS: Increasing branch prediction accuracy under context switch

MS Vaidya... VJ Kumar... PV Lai... - [Microprogrammable and ... - 2000 - \[Google Patents\]\(#\)
 ... into several small ones which are **shared** exclusively for each process. Each partition is saved and restored in the main memory like general purpose registers so that **context switch** effects on branch prediction can be mitigated. With the help of the OS's scheduling policy, an ...
\[Create alert\]\(#\) · \[Related searches\]\(#\) · \[All 19 versions\]\(#\)](#)

[PDF] from [cs.vu.edu](#)

Adaptive two-level thread Management for fast MPI execution on shared memory machines

K Shen... H Tang... - [Proceedings of the 1996 ACM SIGEEE... - 1996 - \[portable version\]\(#\)
 ... This paper addresses performance portability of MPI code on multiprogrammed **shared** memory machines. Conventional MPI implementations map each MPI node to an OS process, which ... However, kernel threads have **context switch** cost higher than user-level threads and this ...
\[Create alert\]\(#\) · \[Related searches\]\(#\) · \[All 17 versions\]\(#\)](#)

[PDF] from [cs.vu.edu](#)

System and method for managing variable weight thread contexts in a multithreaded computer system

RK Manikantan... - US Patent 5,799,188, 1998 - [Google Patents](#)
 ... of creating a thread based on resources to which it has access are **shared** with other ... thread state memory area; detecting a thread **context switch**; Operating systems that implement a multithreaded ... the current thread state and restoring a new include the IBM OS/2® operating ...
[Create alert](#) · [Related searches](#) · [All 2 versions](#)

Implementation of fast address-space switching and TLB sharing on the StrongARM processor

A Wiggins... H Tuck... V Uhlig... - Advances in Computer Systems... - 2003 - [Springer](#)
 ... We also implemented sharing of TLB entries for shared pages, a natural extension of the fast **context switch** approach. 1. Introducing a **context switch** occurs in a multi-tasking operating system (OS) whenever execution switches between different processes (i.e threads) ...
[Create alert](#) · [Related searches](#) · [All 32 versions](#)

[PDF] from [cs.vu.edu](#)

Shared memory implementation of a parallel switch-level circuit simulator

Y Chen... - ACM SIGSIM Simulation Digest, 1998 - [portable version](#)
 ... IRSIM, an extended version of RSIM, is an event-driven, **switch-level** simulator and ... reported in the following sections were measured from execution on a SPARC1000 **shared** memory machine. The OS is Solaris 2.5.1 and it is equipped with 8 SuperSPARC CPUs running at ...
[Create alert](#) · [Related searches](#) · [All 10 versions](#)

[Create email alert](#)

Result Page: 1 2 3 4 5 6 7 8 9 10 [Next](#)

OS switch shared context

[Go to Google Home](#) · [About Google](#) · [About Google Scholar](#)

©2011 Google